

IN THE CLAIMS

1. (Previously Presented) A method for programming a one time programmable memory, comprising the steps of:

5 obtaining an array of transistors; and
programming at least one of said transistors using a hot carrier transistor aging technique to alter a characteristic of said at least one of said transistor, wherein the hot carrier aging technique comprises injection of carriers into a gate oxide, and wherein the injection of carriers causes at least one of, the creation of traps, and the filling of traps.

10 2. (Original) The method of claim 1, wherein said programming step further comprises the step of applying a stressful voltage to said at least one of said transistors to cause said hot carrier transistor aging.

15 3. (Original) The method of claim 1, wherein said altered characteristic is a change in a threshold voltage of said at least one of said transistors.

4. (Original) The method of claim 3, wherein said programming step further comprising the step of applying a stressful voltage to a drain and a gate of said at least one of said
20 transistors to cause said change in said threshold voltage of said of said at least one of said transistors.

5. (Original) The method of claim 3, further comprising the step of detecting said programmed at least one of said transistors by sensing said change in said threshold voltage of
25 said at least one of said transistors.

6. (Original) The method of claim 5, wherein said detecting step further comprises the steps of raising a source terminal for each of said array of transistors to a positive potential; raising a gate terminal for all transistors along a selected row to a positive potential and detecting
30 whether a drain voltage changes from a precharge voltage level to approximately a cell transistor threshold voltage below said positive gate terminal potential.

7. (Original) The method of claim 1, wherein said altered characteristic is a change in a saturation current of said at least one of said transistors.

8. (Original) The method of claim 7, wherein said programming step further comprising the step of applying a stressful voltage to a source and a gate of said at least one of said transistors to cause said change in said saturation current of said at least one of said transistors.

9. (Original) The method of claim 7, further comprising the step of detecting said programmed at least one of said transistors by sensing said change in said saturation current of said at least one of said transistors.

10. (Original) The method of claim 7, wherein said detecting step further comprises the steps of raising the voltage on at least one column in said array of transistors to a positive potential; raising a gate terminal of each transistor in a selected row to a positive potential and evaluating a rate of voltage decay of at least one column in said array of transistors.

11. (Previously Presented) A one time programmable memory, comprising
an array of transistors, wherein at least one of said transistors is programmed using hot carrier transistor aging to alter a characteristic of said at least one of said transistor, wherein the hot carrier aging comprises injection of carriers into a gate oxide, and wherein the injection of carriers causes at least one of, the creation of traps, and the filling of traps; and
a circuit for sensing said altered characteristic of said at least one of said transistor.

12. (Original) The one time programmable memory of claim 11, wherein said at least one of said transistors is programmed by applying a stressful voltage to said at least one of said transistors to cause said hot carrier transistor aging.

13. (Original) The one time programmable memory of claim 11, wherein said altered characteristic is a change in a threshold voltage of said at least one of said transistors.

14. (Original) The one time programmable memory of claim 13, wherein said at least one of said transistors is programmed by applying a stressful voltage to a drain and a gate of said at least one of said transistors to cause said change in said threshold voltage of said of said at least one of said transistors.

15. (Original) The one time programmable memory of claim 13, wherein said circuit senses said change in said threshold voltage of said at least one of said transistors.

16. (Original) The one time programmable memory of claim 15, wherein said circuit raises a source terminal for each of said array of transistors to a positive potential; raises a gate terminal for all transistors along a selected row to a positive potential and detects whether a drain voltage changes from a precharge voltage level to approximately a cell transistor threshold voltage below said positive gate potential.

17. (Original) The one time programmable memory of claim 11, wherein said altered characteristic is a change in a saturation current of said at least one of said transistors.

18. (Original) The one time programmable memory of claim 17, wherein said at least one of said transistors is programmed by applying a stressful voltage to a source and a gate of said at least one of said transistors to cause said change in said saturation current of said of said at least one of said transistors.

19. (Original) The one time programmable memory of claim 17, wherein said circuit senses said change in said saturation current of said at least one of said transistors.

20. (Original) The one time programmable memory of claim 17, wherein said circuit raises a voltage on at least one column in said array of transistors to a positive potential; raises a

gate terminal of each transistor in a selected row to a positive potential and evaluates a rate of voltage decay of at least one column in said array of transistors.

21. (Previously Presented) A one time programmable memory element, comprising
5 at least one transistor that is programmed using hot carrier transistor aging to alter a transistor characteristic, wherein the hot carrier aging comprises injection of carriers into a gate oxide, and wherein the injection of carriers causes at least one of, the creation of traps, and the filling of traps; and
a circuit for sensing said altered characteristic of said transistor.

10 22. (Original) The one time programmable memory element of claim 21, wherein said altered characteristic is a change in a saturation current of said transistor.

15 23. (Original) The one time programmable memory element of claim 21, wherein said altered characteristic is a change in a threshold voltage of said transistor.

24. (Original) A memory cell, comprising only one transistor, wherein said transistor comprises:

20 a source region;
a drain region;
a channel region;
one silicon-dioxide gate insulator layer; and
one gate electrode layer.

25 25. (Previously Presented) The memory cell of claim 24, wherein the memory element is a one time programmable memory element programmed using a hot carrier transistor aging technique to alter a characteristic of said transistor, wherein the hot carrier aging technique comprises injection of carriers into a gate oxide, and wherein the injection of carriers causes at least one of, the creation of traps, and the filling of traps.

26. (Original) The memory cell of claim 24, further comprising a plurality of said memory cells arranged in an array of rows and columns.

27. (Previously Presented) An integrated circuit, comprising:

5 a one time programmable memory, comprising

an array of transistors, wherein at least one of said transistors is programmed using hot carrier transistor aging to alter a characteristic of said at least one of said transistor, wherein the hot carrier aging comprises injection of carriers into a gate oxide, and wherein the injection of carriers causes at least one of, the creation of traps, and the filling of traps; and

10 a circuit for sensing said altered characteristic of said at least one of said transistor.

28. (Original) The integrated circuit of claim 27, wherein said at least one of said transistors is programmed by applying a stressful voltage to said at least one of said transistors to cause said hot carrier transistor aging.

29. (Original) The integrated circuit of claim 27, wherein said altered characteristic is a change in a threshold voltage of said at least one of said transistors.

20

30. (Original) The integrated circuit of claim 27, wherein said circuit senses said change in said threshold voltage of said at least one of said transistors.

31. (Original) The integrated circuit of claim 27, wherein said altered characteristic is a change in a saturation current of said at least one of said transistors.

25